

Sub A17

4. A method as claimed in claim 2, characterised in that a check is made that all of the receiver processes

are ready to receive data before data is transferred from the sender process to the receiver processes.

5. A method as claimed in claim 1 which involves carrying out a receive algorithm under the control of a pre-emptive scheduler.

6. A method as claimed in claim 5, characterised in that the scheduler ensures that the receive algorithm is carried out without descheduling.

7. A method as claimed in claim 1, characterised in that at least one of said processes is embodied in hardware.

8. A method as claimed in claim 1, characterised in that all of said processes are described in said hardware description language.

9. A synchronous electrical circuit produced by first simulating at least part of the circuit in accordance with the method of claim 1, and then creating the circuit using said hardware compiler.

10. A synchronous electrical circuit as claimed in claim 9, which is a digital electronic circuit.

11. A hardware description language adapted to simulate the behaviour of at least a sender process and a plurality of receiver processes, and comprising a language construct which effects synchronised communication between the sender process and the receiver processes.

12. A hardware description language adapted to carry out the method of claim 1.

13. A computer readable medium carrying a computer program adapted to carry out the method of claim 1.